Delivery Address
+ 添加地址
新的货运地址
*为了您能及时收到到货信息,请正确填写手机号。
国家代码添加到收藏夹
Utsource certified original
Utsource认证原装为您提供如下保障
1.Utsource保证100%正品。
2.Utsource认证原装商品90天无条件退货,退款。
产品描述
32BIT ON-CHIP CACHE, MMU
本网站上使用的所有产品名称,商标,品牌和徽标均为其各自所有者的财产。 具有这些名称,商标,品牌和徽标的产品的描述或销售仅用于标识目的,并不表示与任何权利所有者有任何隶属关系或授权。
The MC68030 is a 32-bit virtual memory microprocessor that integrates the functionality of an MC68020 core with the added capabilities of an on-chip paged memory management unit(MMU) and an on-chip 256-byte data cache. Additionally, the MC68030 is enhanced with multiple internal address and data buses as well as a more versatile bus controller that can support two-clock bus accesses and one-clock burst accesses to maximize performance.The rich instruction set and addressing mode capabilities of the MC68020 have been maintained, allowing a clear migration path for M68000 systems. For detailed information on the MC68030,refer to MC68030 UM/AD,MC68030 Enhanced 32-Bit Microprocessor User's Manual.
The main features of the MC68030 are as follows:
● Object-Code Compatible with the MC68020 and Earlier M68000 Microprocessors
● Complete 32-Bit Nonmultiplexed Address and Data Buses
● 16 32-Bit General-Purpose Data and Address Registers
● Two 32-Bit Supervisor Stack Pointers and 10 Special-Purpose Control Registers
● 256-Byte Instruction Cache and 256-Byte Data Cache Can Be Accessed Simultaneously
● Paged MMU Translates Addresses in Parallel with Instruction Execution
● Two Transparent Segments Allow Untranslated Blocks To Be Defined for Systems That Transfer Large Blocks of Data to Predefined Addresses -- i.e.,Graphics Applications
● Pipelined Architecture with Increased Parallelism Allows Accesses from Internal Caches to Occur in Parallel with Bus Transfers and Instruction Execution To Be Overlapped
● Enhanced Bus Controller Supports Asynchronous Bus Cycles, (three clocks minimum),Synchronous Bus Cycles,(two clocks minimum), and Burst Data Transfers (one cock minumum), all to the Physical Address Space
● Dynamic Bus Sizing Supports 8-/16-/32-Bit Memories and Peripherals
● Complete Support for Coprocessors with the M68000 Coprocessor Interface
● Internal Status Indication for Hardware Emulation Support
● 4-Gbyte Direct Addressing Range
● Implemented in Motorola's HCMOS Technology That Allows CMOS and HMOS (High-Density NMOS) Gates To Be Combined for Maximum Speed, Low Power, and Small Die Size
● Processor Speeds Beyond 20 MHz
INTRODUCTION
The MC68030 is an integrated processor that incorporates the capabilities of the MC68020 microprocessor, the memory management structure defined by the MC68851 paged memory management unit (PMMU), data cache, an instruction cache, and an improved bus controller on one VLSI device. It maintains the 32-bit registers available with the entire M68000 Family as well as the 32-bit address and data paths, rich instruction set, versatile addressing modes, and flexible coprocessor interface provided with the MC68020.In addition, the internal operations of this integrated processor are designed to operate in parallel, allowing multiple instructions to be executed concurrently. It allows instruction execution to proceed in parallel with accesses to the internal caches, the on-chip MMU, and the bus controller.
The MC68030 fully supports the nonmultiplexed asynchronous bus of the MC68020 as well as the dynamic bus sizing mechanism that allows the processor to transfer operands to or from external devices while automatically determining device port size on a cycle-by-cycle basis. In addition to the asynchronous bus, the MC68030 also supports a fast synchronous bus for off-chip caches and fast memories. Furthermore, the MC68030 bus is capable of fetching up to four long words of data in a burst mode compatible with DRAM chips that have burst capability.Burst mode can reduce (up to 50 percent) the time necessary to fetch the four long words. The four long words are used to prefill the on-chip instruction and data caches so that the hit ratio of the caches is improved and the average access time for operand fetches is minimized.
The block diagram shown in depicts the major sections of the MC68030 and illustrates the autonomous nature of these blocks.The bus controller consists of the address and data pads, the multiplexers required to support dynamic bus sizing, and a microbus controller that schedules the bus cycles on the basis of priority.The micromachine contains the execution unit and all related control logic.Microcode control is provided by a modified two-level store of microROM and nanoROM contained in the micromachine.Programmed logic arrays (PLAs) are used to provide instruction decode and sequencing information. The instruction pipe and other individual control sections provide the secondary decode of instructions and generate the actual control signals that result in the decoding and interpretation of nanoROM and microROM information.
The instruction and data cache blocks operate independently from the rest of the machine, storing information read by the bus controller for future use with very fast access time.Each cache resides on its own address bus and data bus, allowing simultaneous access to both.Both caches are organized as a total of 64 long-word entries (256 bytes) with a line size of four long words.The data cache uses a write-through policy with programmable write allocation for cache misses.
Finally, the MMU controls the mapping of addresses for page sizes ranging from 256 bytes to 32K bytes. Mapping information stored in descriptors resides in translation tables in memory that are automatically searched by the MC68030 on demand.Recently used descriptors are maintained in a 22-entry fully associative cache called the address translation cache (ATC),allowing address translation and other MC68030 functions to occur simultaneously.Additionally, the MC68030 contains two transparent translation registers that can be used to define a one-to-one mapping for two segments ranging in size from 16 Mbytes to 2 Gbytes each.
数据表前3页预览
来自同一制造商的某些零件号
同品类
有1088个来至China的买家评价
Steven Thompson
Length of registration:7 years
I recently purchased the MC68030RC33C integrated circuit from Utsource and I am very pleased with the quality of the product. The integrated circuit was tested thoroughly and worked perfectly. I was also impressed with the customer service and the quick delivery of the product. I highly recommend Utsource for anyone looking for quality integrated circuits.
0
0
回复0
03/17/2023
欧洲支付方式
亚洲付款方式
美州付款方式
国际支付方式
订单
Payment
货运
Gift Coupon/Plus service
Returning
Returns are normally accepted when completed within 60 days from the date of the parcel delivered.
Defective ( Please provide a third party quality report of nonconforming products)
Return Freight charges must be prepaid; we will not accept COD shipments.
Warranty
All UTSOURCE purchases have a 60 days money back return policy, plus a 90 days UTSOURCE warranty against any manufacturing defects.This warranty shall not apply to any item where defects have been caused by improper customer assembly, failure by customer to follow instructions, product modification, negligent or improper operation.
MC68030RC33C
MC68030RC33C has several brands around the world that may have alternate names for MC68030RC33C due to regional differences or acquisition. MC68030RC33C may also be known as the following names:
购买选择
库存状态: 5000
起订量: 1
总价:
单价:150.87600
Utsource Original Store
总产品: 0总销售量: 0
国家:
United States
快递:( FEDEX,UPS,DHL,TNT)超过200$,免首重0.5kg邮费,超重将单独收费。
Judy客户经理
sales@utsource.com
(888) 766 5577
+86 15302769052
+1 (312)899-4831
(whatsapp only)
您的专属客服,随时为您提供最好的服务。
停止生产专家,我们可以提供大量已经停止生产且难以找到的电子零件,以方便维修公司
Reply to
submit